

WHAT IS CLAIMED IS:

1. An apparatus, comprising:  
a communication path to exchange information packets;  
5 a processor to process information packets; and  
a buffer pool cache local to the processor to store free buffer handles for  
information packets.
2. The apparatus of claim 1, wherein the processor and buffer pool cache are  
10 formed on the same integrated circuit die.
3. The apparatus of claim 1, wherein the communication path comprises:  
an input path for receiving information packets; and  
an output path for transmitting information packets.  
15
4. The apparatus of claim 1, wherein the communication path comprises:  
a memory path for fetching and freeing buffers.
5. The apparatus of claim 1, wherein the processor comprises:  
20 a receive processor connected to the communication path to process information  
packets; and  
a transmit processor connected to the receive processor and the communication  
path to process information packets
- 25 6. The apparatus of claim 1, wherein the processor comprises:

a secondary processor connected to the communication path and the buffer pool cache.

7. The apparatus of claim 1, wherein the communication path connects to at least  
5 one of a dynamic random access memory and a static random access memory.

8. The apparatus of claim 1, wherein the buffer pool cache is a set of next neighbor registers configured to form a next neighbor ring.

10 9. The apparatus of claim 1, further comprising:  
a communication interface device.

10. A method, comprising:  
receiving an information packet; and  
15 fetching from a local buffer pool cache a buffer handle to be associated with the  
information packet.

11. The method of claim 10, further comprising:  
storing the information packet in a buffer associated with the fetched buffer  
20 handle.

12. The method of claim 11, further comprising:  
processing the information packet;  
transmitting the information packet; and  
25 freeing the buffer handle to the local buffer pool cache.

13. The method of claim 12, further comprising:

fetching a buffer handle from a non-local memory when the local buffer pool cache is empty.

5

14. The method of claim 12, further comprising:

freeing the buffer handle to a non-local memory when the local buffer pool cache is full.

10

15. The method of claim 12, wherein the local buffer pool cache is a set of next neighbor registers configured to form a next neighbor ring.

16. The method of claim 12, wherein the information packet is processed by at least one of a receive processor, a transmit processor, and a secondary processor.

15

17. An apparatus, comprising:

a storage medium having stored thereon instructions that when executed by a machine result in the following:

receiving an information packet; and

20

fetching from a local buffer pool cache a buffer handle to be associated with the information packet.

18. The apparatus of claim 17, wherein execution of the instructions further results in:

storing the information packet in a buffer associated with the fetched buffer handle.

19. The apparatus of claim 18, wherein execution of the instructions further  
5 results in:

processing the information packet;  
transmitting the information packet; and  
freeing the buffer handle to the local buffer pool cache.

10 20. A system, comprising:

a network processor, including:

a communication path to exchange information packets,

a processor to process information packets, and

15 a buffer pool cache local to the processor to store free buffer handles for  
information packets; and

an asynchronous transfer mode interface.

21. The apparatus of claim 20, wherein the processor and buffer pool cache are  
formed on the same integrated circuit die.